A 100-800 MHz 8-Path Polyphase Transmitter With Mixer Duty-Cycle Control Achieving <-40 dBc for ALL Harmonics
نویسندگان
چکیده
Radio transceivers capable of dynamic spectrum access require frequency agile transmitters with a clean output spectrum. High-Q filters are difficult to implement on chip and have limited tuning range. Transmitters with high linearity and broadband harmonic rejection can be more flexible and require less filtering. However, traditional Harmonic Rejection mixers suppress only a few harmonics. This paper presents an 8-path poly-phase transmitter, which exploits mixer-LO duty-cycle control and a tunable first-order RC low-pass filter to suppress ALL harmonics to below -40dBc. The optimum duty-cycle theoretically is 43.65% and a resolution of better than 0.1% is required to keep the spread in harmonic rejection within 1dB. We propose a simple monotonic duty-cycle control circuit and show by design equations and measurements that it achieves the required resolution over 3 octaves of frequency range. Also, analysis indicates that LO duty-cycle reduction compared to 50% improves power upconverter efficiency. A transmitter realized in 0.16m CMOS works from 100-800MHz at a maximum single tone output power of 10.8dBm with an efficiency of 8.7%, outperforming previous designs. The OIP3 is >21dBm, while the LO leakage and image rejection is better than -45dBc.
منابع مشابه
Ranging Sensor Heads
Typical Specifications (Dual Channel) Parameters / Model # SRF-24120910-D1 SRF-35121010-D1 SRF-77121210-D1 RF frequency 24.150 GHz 35.500 GHz 76.500 GHz Transmitter output power +10 dBm (typical) +10 dBm (typical) +10 dBm (typical) Receiver conversion loss 9 dB (typical) 10 dB (typical) 12 dB (typical) IF bandwidth DC to 100 MHz (minimum) DC to 100 MHz (minimum) DC to 100 MHz (minimum) I/Q Chan...
متن کاملA Wideband 2 13-bit All-Digital I/Q RF-DAC
This paper presents a wideband 2 13-bit in-phase/ quadrature-phase (I/Q) RF digital-to-analog converter-based alldigital modulator realized in 65-nm CMOS. The isolation between I and Q paths is guaranteed employing 25% duty-cycle differential quadrature clocks. With a 1.3-V supply and an on-chip power combiner, the digital I/Q transmitter provides more than 21-dBm RF output power within a frequ...
متن کاملThe BLIXER, a Wideband Balun-LNA-I/Q-Mixer Topology
This paper proposes to merge an I/Q current-commutating mixer with a noise-canceling balun-LNA. To realize a high bandwidth, the real part of the impedance of all RF nodes is kept low, and the voltage gain is not created at RF but in baseband where capacitive loading is no problem. Thus a high RF bandwidth is achieved without using inductors for bandwidth extension. By using an I/Q mixer with 2...
متن کاملA Fully Integrated 5.2 GHz Do Rejection Gilbert Downconver HBT Techno
Abstract — A 5.2 GHz 1 dB conversion gain, IP1dB= -19 dBm and IIP3= -9 dBm double quadrature Gilbert downconversion mixer with polyphase filters is demonstrated by using 0.35 m SiGe HBT technology. The image rejection ratio is better than 47 dB when LO=5.17 GHz and IF is in the range of 15 MHz to 45 MHz. The Gilbert downconverter has fourstage RC-CR IF polyphase filters for image rejection. Pol...
متن کاملA 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 m CMOS
A 200 MHz quadrature direct digital frequency synthesizer/complex mixer (QDDFSM) chip is presented. The chip synthesizes 12 b sine and cosine waveforms with a spectral purity of 84.3 dBc. The frequency resolution is 0.047 Hz with a corresponding switching speed of 5 ns and a tuning latency of 14 clock cycles. The chip is also capable of frequency, phase, and quadrature amplitude modulation. The...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Solid-State Circuits
دوره 49 شماره
صفحات -
تاریخ انتشار 2014